



(19) Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 202 515 B1

(12)

EUROPEAN PATENT SPECIFICATION

- (45) Date of publication of patent specification: 13.03.91 (51) Int. Cl.5: H01L 27/10
(21) Application number: 86105956.6 (60) Publication number of the earlier application in accordance with Art.76 EPC: 0 108 390
(22) Date of filing: 02.11.83

(54) Semiconductor memory.

- (30) Priority: 04.11.82 JP 192478/82
(43) Date of publication of application: 26.11.86 Bulletin 86/48
(45) Publication of the grant of the patent: 13.03.91 Bulletin 91/11
(84) Designated Contracting States: DE FR GB IT
(56) References cited:
DE-A- 2 441 385

PATENTS ABSTRACTS OF JAPAN, vol. 4, no. 48 (E-6)[530], 12th April 1980; & JP - A - 55 19 820

PATENTS ABSTRACTS OF JAPAN, vol. 1, no. 34, 31st March 1977, page 1703 E 76; & JP - A - 51 130 178

PATENTS ABSTRACTS OF JAPAN, vol. 2, no. 22, 14th February 1977, page 11498 E 77; & JP - A - 52 141 590

- (73) Proprietor: HITACHI, LTD.
6, Kanda Surugadai 4-chome
Chiyoda-ku, Tokyo 100(JP)

(72) Inventor: Sunami, Hideo
2196-421, Hirai Hinodemachi
Nishitama-gun Tokyo(JP)
Inventor: Kure, Tokuo
1-217-A6, Higashi-kogakubo
Kokubunji-shi Tokyo(JP)
Inventor: Kawamoto, Yoshifumi
3511-14, Kawashiri Shiroyama-cho
Tsukui-gun Kanagawa-ken(JP)
Inventor: Miyao, Masanobu
1188-5-107, Kamiarai
Tokorozawa-shi Saltama-ken(JP)

(74) Representative: Strehl, Schübel-Hopf, Groening
Maximilianstrasse 54 Postfach 22 14 55
W-8000 München 22(DE)

EP 0 202 515 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).

tegrated circuit such as a RAM in which grooves are formed in a semiconductor body. The side walls of the groove are covered by an insulating film. The interior of the groove is filled by conductive material forming a first electrode of a capacitor, the other electrode is formed by a doped layer surrounding the groove, and having a conductivity type opposite to that of the substrate.

Summary of the Invention

The object of the present invention is to provide a semiconductor memory which has a capacitor with good characteristics but requires only a small space, yet overcoming the serious problems such as the alpha-particle induced disturbances that arise with a decrease in size of a memory cell, while maintaining high S/N ratio and breakdown voltage.

These objects are achieved by the features of claim 1.

Brief Description of the Drawing

The single Figure is a section view through an embodiment of the present invention.

Detailed Description of the Invention

In the embodiment described below, a memory is provided which has a capacitor in a memory capacitor portion which has an increased capacity without requiring an increase space, and which is hardly affected at all by external noise, the capacitor being constructed within a groove formed in the substrate.

In the drawing, reference numeral 3 denotes a bit line, 4 a word line, 10 a p-type silicon substrate, 12 a first intermediate insulation film, 14 a second intermediate insulation film, 15 an n-type diffusion layer, 17 a groove, 18 a capacitor insulation film, 19 a capacitor electrode, 23 an SOI layer, and 24 a transistor channel.

For forming this embodiment, a groove 17 is etched in the substrate 10, thereafter the capacitor insulation film 18 is deposited in the groove and then a single crystalline silicon film is formed on said insulation film 18, thereby forming an SOI (silicon-on-insulator) construction which includes places that will become the capacitor electrode 19 and the diffusion layer 15 in subsequent steps. Namely, a polycrystalline or amorphous silicon film is deposited over the whole surface, or over part of the surface, and the whole or part of the surface is heated by a laser beam or by a heater, so that a

monocrystalline layer 23 grows on the insulation film after the silicon film melts, or with the silicon film maintained in the solid phase. Although not shown, the monocrystallization takes place easily if a piece of silicon film of SOI construction is brought into contact with the silicon substrate 10.

Thereafter, a gate oxide film 12 and a gate 4 are deposited on the SOI layer 23, followed by the formation of an n⁺-type layer, so that one side acts as the capacitor electrode 19 and the other side as the diffusion layer 15 connected to the bit line 3. No switching transistor 2 is formed in the silicon substrate 10; i.e., the substrate 10 may be of any conductivity type. That is, if the substrate 10 is n-type, the silicon substrate 10 itself acts as a plate.

A dynamic memory, in general, has peripheral circuits with various functions formed around the memory cell, and it is difficult to make the whole of the silicon substrate 10 n-type. In this case, however, a doped layer may be provided as a plate, and only the portion of the memory cell need be n-type.

In this embodiment the groove has a simple rectangular shape, as shown in Fig. 1. Capacity increases with an increase in the surface area of the capacitor electrode 19. Therefore, the capacitor can be increased to more than that of a simple rectangular shape, while maintaining the same space. That is, the capacity can be increased by forming the groove in a comb shape or in two or more small grooves or in an annular groove. Therefore, individual steps can be replaced by others in a variety of ways. In all the embodiments, however, the common point remains that the side walls of the groove formed in the substrate are utilized as a capacitor part.

The word line 4 has the form of a continuous gate within a memory cell array. It is, however, also possible to form polycrystalline silicon transfer gates of switching transistors that are not continuous, but are separate between memory cells, and connect the gates by the word line 4 using new contact holes. This makes it possible to achieve a high switching speed by using polycrystalline silicon gates which have heretofore been evaluated for their reliability, and by utilizing the advantage of the low resistance of aluminum.

In the embodiment shown in the drawing, a transistor channel is 24 is formed in the vertical in the vertical direction within the SOI layer 23. The vertical junction transistor can be adapted to every kind of memory cell which employs SOI.

As described in the beginning, the invention deals with the use of an n-channel MOS transistor. To form a p-channel transistor, impurities of the opposite conductivity type should be used. Namely, the phosphorus or arsenic ions should be replaced with boron or aluminum ions, and the boron

(18) und eine in der Nut (17) auf der Isolierschicht (18) ausgebildete zweite Elektrode (19) umfaßt und mit Source oder Drain des Feldeffekttransistors gekoppelt ist,

dadurch gekennzeichnet, daß der Feldeffekttransistor über dem Kondensator ausgebildet ist und der Kanal (24) des Feldeffekttransistors vertikal verläuft.

2. Halbleiterspeicher nach Anspruch 1, wobei der Kanal (24) des Feldeffekttransistors innerhalb einer einkristallinen Schicht (23) ausgebildet ist. 10
3. Halbleiterspeicher nach Anspruch 1 oder 2, wobei die Gate-Isolierschicht (12) des Feldeffekttransistors und die Isolierschicht (18) des Kondensators in unterschiedlichen Schritten ausgebildet sind. 15
4. Halbleiterspeicher nach einem der Ansprüche 1 bis 3, wobei die Source- oder die Drain-Zone (15) des Feldeffekttransistors in einer Querschnittsebene zu beiden Seiten von dessen Gate-Elektrode (4) vorgesehen ist. 20 25
5. Halbleiterspeicher nach einem der Ansprüche 1 bis 4, wobei die Gate-Elektrode (4) des Feldeffekttransistors in einer Vertiefung ausgebildet ist. 30
6. Halbleiterspeicher nach Anspruch 5, wobei der Kanal (24) des Feldeffekttransistors an einer Seitenwand der Vertiefung vorgesehen ist. 35

40

45

50

55